

**CHARACTERIZATION FOR GRAPHS  
WITHOUT INTERIOR VERTICES  
HAVING RECTANGULAR DUALS**

**A THESIS**

**By**

**LANNY SITANAYAH  
00013012**



**INFORMATICS ENGINEERING DEPARTMENT  
FACULTY OF ENGINEERING  
DE LA SALLE CATHOLIC UNIVERSITY  
MANADO  
2004**

**CHARACTERIZATION FOR GRAPHS  
WITHOUT INTERIOR VERTICES  
HAVING RECTANGULAR DUALS**

**A THESIS**

**Presented as a Partial Fulfillment of the Requirements  
in obtaining *Sarjana Teknik* Degree in Informatics Engineering Department**

**By**

**LANNY SITANAYAH  
00013012**



**INFORMATICS ENGINEERING DEPARTMENT  
FACULTY OF ENGINEERING  
DE LA SALLE CATHOLIC UNIVERSITY  
MANADO  
2004**



**DE LA SALLE CATHOLIC UNIVERSITY  
MANADO - INDONESIA**

Name : Lanny Sitanayah  
NIM : 00013012  
Faculty : Engineering  
Department : Informatics Engineering  
Title of Thesis : Characterization for Graphs Without Interior Vertices  
Having Rectangular Duals  
Supervisor : Dr. Benny Pinontoan, M.Sc.

Approved,  
Manado, 16 September 2004

Supervisor,

Dr. Benny Pinontoan, M.Sc.

Acknowledged,

Dean,

Head of Department,

Ir. Noldi Watuna, MM.

Ir. Simon Patabang, MT.

## ABSTRACT

Lanny Sitanayah. (2004). *Characterization for Graphs Without Interior Vertices Having Rectangular Duals.*

VLSI physical design is one of the most popular applications of graph theory, in which rectangular drawing is used for VLSI floorplanning. *Floorplanning* is the process of placement flexible blocks, where circuits or functional modules can be represented by vertices of the graph and the adjacencies between modules can be represented by edges. The floorplan can be obtained by converting this graph into its rectangular dual.

A *plane graph* is a planar graph that is drawn/embedded in the plane with no two edges cross. A *rectangular drawing* of a plane graph  $G$  is a drawing of  $G$  in which each vertex is drawn as a point, each edge is drawn as a horizontal or vertical line segment without edge crossings, and each face is drawn as a rectangle. A *rectangular dual* of an  $n$ -vertex graph,  $G = (V, E)$ , is comprised of  $n$  non-overlapping rectangles with the following properties: (a) Each vertex  $i \in V$ , corresponds to a distinct rectangle  $i$  in the rectangular dual; (b) If  $(i, j)$  is an edge in  $E$ , then rectangles  $i$  and  $j$  are adjacent in the rectangular dual. Rectangular dual deals with rectangles, which in fact consist of vertices and horizontal-vertical edges, so basically rectangular dual is rectangular drawing.

Some algorithms to find the rectangular dual of a plane graph have been proposed by using *Proper Triangular Planar (PTP) graph*. A PTP graph is a connected planar graph that satisfies the following properties: (a) Every face (except the exterior) is a triangle (i.e., bounded by three edges); (b) All internal vertices have degree  $\geq 4$ ; (c) All cycles that are not faces have length  $\geq 4$ . The PTP graph has rectangular dual.

In this thesis we establish a necessary and sufficient condition as characteristics for a plane graph without interior vertices having rectangular dual. As a result, we obtain *Proper Quadri Exterior Plane (PQEP) graph*. The PQEP graph  $G$  is a plane graph without interior vertices, which all vertices of  $G$  have degree  $> 1$  and satisfies the following three conditions: (a)  $G$  has no more than four exterior vertices of degree 2; (b) All interior faces of  $G$  are triangles or quadrangles; (c) Interior quadrangle face of  $G$  does not contain cut-vertex. PQEP graphs have rectangular duals.

**Keywords:** Graph, Plane Graph, Rectangular Dual, Proper Quadri Exterior Plane, Floorplanning.

## ABSTRAK

Lanny Sitanayah. (2004). *Characterization for Graphs Without Interior Vertices Having Rectangular Duals.*

*VLSI physical design* adalah salah satu aplikasi *graph theory* yang sangat terkenal, dimana *rectangular drawing* digunakan untuk *VLSI floorplanning*. *Floorplanning* adalah proses penempatan blok-blok yang fleksibel, dimana sirkuit atau modul fungsional dapat direpresentasikan oleh *vertex* dari *graph* dan kedekatan di antara modul-modul dapat direpresentasikan oleh *edge*. *Floorplan* dapat diperoleh dengan mengubah *graph* menjadi *rectangular dual*-nya.

*Plane graph* adalah *planar graph* yang digambarkan pada bidang datar tanpa perpotongan *edge*. *Rectangular drawing* dari *plane graph*  $G$  adalah gambar dari  $G$  dimana setiap *vertex* digambarkan sebagai titik, setiap *edge* digambarkan sebagai garis horizontal atau vertikal tanpa perpotongan, dan setiap *face* digambarkan sebagai segi empat. *Rectangular dual* dari *graph* dengan  $n$ -*vertex*,  $G = (V, E)$ , terdiri dari  $n$  segi empat yang tidak tumpang tindih dengan sifat: (a) Setiap *vertex*  $i \in V$ , berhubungan dengan sebuah segi empat berbeda  $i$  di *rectangular dual*; (b) Jika  $(i, j)$  adalah sebuah *edge* di  $E$ , maka segi empat  $i$  dan  $j$  berdekatan di *rectangular dual*. *Rectangular dual* berhubungan dengan segi empat, yang terdiri dari *vertex-vertex* dan *edge-edge* horizontal-vertikal, sehingga pada dasarnya *rectangular dual* adalah *rectangular drawing*.

Beberapa algoritma untuk mencari *rectangular dual* dari *plane graph* telah dikemukakan dengan menggunakan *Proper Triangular Planar (PTP) graph*. *PTP graph* adalah *connected planar graph* yang memenuhi sifat: (a) Setiap *face* (kecuali eksterior) adalah segi tiga (yaitu dibatasi oleh tiga *edge*); (b) Semua *vertex* internal memiliki *degree*  $\geq 4$ ; (c) Semua *cycle* yang bukan *face* memiliki *length*  $\geq 4$ . *PTP graph* memiliki *rectangular dual*.

Pada skripsi ini, dibuktikan kondisi *necessary* dan *sufficient* sebagai karakteristik sebuah *plane graph* tanpa *vertex* interior yang memiliki *rectangular dual*. Hasilnya, diperoleh *Proper Quadri Exterior Plane (PQEP) graph*. *PQEP graph*  $G$  adalah sebuah *plane graph* tanpa *vertex* interior, dimana semua *vertex*  $G$  memiliki *degree*  $> 1$  dan memenuhi kondisi: (a)  $G$  tidak memiliki lebih dari empat *vertex* eksterior dengan *degree* 2; (b) Semua *face* interior  $G$  adalah segi tiga atau segi empat; (c) *Face* segi empat interior  $G$  tidak mengandung *cut-vertex*. *PQEP graph* memiliki *rectangular dual*.

**Kata kunci:** *Graph, Plane Graph, Rectangular Dual, Proper Quadri Exterior Plane, Floorplanning.*

## **ACKNOWLEDGEMENTS**

Praise be the Lord because of His blessing and guidance, this thesis has finished already.

First of all, I would like to thank my supervisor Dr. Benny Pinontoan, M.Sc. for introducing me this beautiful and fascinating graph theory, the valuable references, and for this interesting topic of research. I really appreciate his precious time given in supervising, valuable advice, help, continual encouragement, extraordinary patience in reading my drafts and making corrections, without which this thesis would have not been possible.

I would like to express my special thanks to Dr. Xin He, professor of Department of Computer Science and Engineering, State University of New York at Buffalo, for the useful correspondence about the topic of this research and convincing me that the research would be possible.

I would like to thank the other examiners, Ir. Armein Z. R. Langi, M.Sc., Ph.D. and Dr. Ir. Rajesri Govindaraju, M.Sc., lecturers from Institut Teknologi Bandung, for the valuable advice, discussions, suggestions and corrections when this thesis was defended on 16 September 2004.

I would like to thank my English reviewer, Fanny Novita A., SPd. for the time spent in writing corrections, valuable discussions and suggestions throughout the revision.

Also, I would like to thank my lecturer in Digital System subject, Lianly Rompis, ST. for the advanced understanding in Digital Circuit and example needed in this thesis.

Special thanks goes to Dr. Johanis J. Montolalu, Pr, Rector of De La Salle Catholic University Manado; Ir. Noldi Watuna, MM., Dean of Engineering Faculty; and Ir. Simon Patabang MT., Head of Informatics Engineering Department; who have shared in much of my graduate life and provided continual emotional support and understanding.

I would like to acknowledge with sincere thanks the references provided by Chandra Paringkoan, Indra Irawan Isa, Lucia Margareth, Senly Sambuaga and Ruland Rantung.

Finally, I would like to thank anybody who contributes much in my life, especially during this research. Also, for the person who makes me write the theoretical background twice. You know who you are.

*“There will be no ending without a start”*

## CONTENTS

ABSTRACT .....	i
ABSTRAK .....	ii
ACKNOWLEDGEMENTS .....	iii
CONTENTS .....	v
LIST OF FIGURES .....	vi
LIST OF SYMBOLS .....	vii
<b>CHAPTER 1 INTRODUCTION .....</b>	1
1.1 BACKGROUND .....	1
1.2 PROBLEM FORMULATION .....	2
1.3 PROBLEM LIMITATION .....	2
1.4 OBJECTIVE OF RESEARCH .....	2
1.5 BENEFIT OF RESEARCH .....	2
1.6 RESEARCH METHOD .....	3
1.7 THESIS SYSTEMATIC .....	3
<b>CHAPTER 2 VLSI PHYSICAL DESIGN .....</b>	4
2.1 VLSI .....	4
2.2 VLSI DESIGN CYCLE .....	4
2.3 PHYSICAL DESIGN CYCLE .....	8
2.4 FLOORPLANNING .....	11
<b>CHAPTER 3 GRAPH THEORY .....</b>	12
3.1 BASIC TERMS .....	12
3.1.1 Graphs and Simple Graphs .....	12
3.1.2 Adjacency and Degree .....	13
3.1.3 Complete Graphs .....	13
3.1.4 Bipartite Graphs .....	14
3.1.5 Subgraph and Subdivision .....	15
3.1.6 Homeomorphism .....	16
3.1.7 Connected Graphs .....	16
3.2 PLANAR GRAPHS .....	19
3.3 DUAL GRAPHS .....	22
<b>CHAPTER 4 RECTANGULAR DUAL .....</b>	26
4.1 RECTANGULAR DRAWING .....	26
4.2 RECTANGULAR DUAL .....	27
<b>CHAPTER 5 CHARACTERISTICS FOR GRAPHS WITHOUT INTERIOR VERTICES HAVING RECTANGULAR DUALS .....</b>	30
<b>CHAPTER 6 CONCLUSION AND FURTHER DIRECTION .....</b>	50
6.1 CONCLUSION .....	50
6.2 FURTHER DIRECTION .....	50
REFERENCES .....	51
GLOSSARY	
INDEX	
CURRICULUM VITAE	

## LIST OF FIGURES

Figure 2.1	VLSI design cycle .....	5
Figure 2.2	Physical design cycle .....	8
Figure 3.1	(a) A graph with self-loop and parallel edges, and (b) a simple graph .....	12
Figure 3.2	Complete graphs .....	14
Figure 3.3	A bipartite graph .....	14
Figure 3.4	A complete bipartite graph $K_{3,3}$ .....	15
Figure 3.5	Two subgraphs $G_1$ and $G_2$ of a graph $G$ , and $G_3$ that is not .....	15
Figure 3.6	Subdivisions of a graph $G$ .....	16
Figure 3.7	Walk in a graph .....	17
Figure 3.8	(a) A connected graph and (b) a disconnected graph .....	18
Figure 3.9	(a) A 2-connected graph (b) a graph with cut-vertex $\{v_2\}$ , (c) a 2-edge-connected graph and (d) a graph with cut-edge $\{e_3\}$ .....	19
Figure 3.10	(a) A planar graph which is not plane graph and (b) a planar Graph which is also plane graph .....	20
Figure 3.11	A plane graph which has three faces .....	21
Figure 3.12	The Kuratowski graphs .....	22
Figure 3.13	The Kuratowski graphs with one crossing edge .....	22
Figure 3.14	(a) A plane graph $G$ and (b) its dual $G^*$ of $G$ .....	23
Figure 4.1	(a) A rectangular drawing of (b) a plane graph .....	26
Figure 4.2	(a) A rectangular dual of (b) a plane graph .....	28
Figure 5.1	Illustration for Lemma 5.3 .....	32
Figure 5.2	Illustration for Lemma 5.5 .....	33
Figure 5.3	EP graph with two exterior vertices of degree 2 .....	36
Figure 5.4	Illustration for Lemma 5.6 Case 3.1(a) .....	36
Figure 5.5	Illustration for Lemma 5.6 Case 3.1(b) .....	37
Figure 5.6	Illustration for Lemma 5.6 Case 3.1(c) .....	38
Figure 5.7	Illustration for Lemma 5.6 Case 3.1(d) .....	39
Figure 5.8	Illustration for Lemma 5.6 Case 3.1(e) .....	40
Figure 5.9	Illustration for Lemma 5.6 Case 3.2(a) .....	41
Figure 5.10	Illustration for Lemma 5.6 Case 3.2(b) .....	43
Figure 5.11	EP graph with four exterior vertices of degree 2 (a) contained in one face and (b) contained in two different interior faces of $G$ .....	45
Figure 5.12	Illustration for Lemma 5.6 Case 5.2(a) .....	45
Figure 5.13	Illustration for Lemma 5.6 Case 5.2(b) .....	46
Figure 5.14	Illustration for Lemma 5.6 Case 5.2(c) .....	47
Figure 5.15	Illustration for Lemma 5.6 Case 5.2(d) .....	48
Figure 5.16	(a) Example of circuit, (b) its corresponding graph and (c) its rectangular dual .....	49

=	equal . . . . .	11
≠	not equal . . . . .	15
>	greater than . . . . .	30
≥	greater than or equal . . . . .	1
≤	less than or equal . . . . .	1
∧	and . . . . .	30
∨	or . . . . .	30
¬	not . . . . .	30
↔	equivalent . . . . .	30
⇒	implies . . . . .	30
{...}	set . . . . .	12
X	cardinality of set $X$ . . . . .	21
∈	element of a set . . . . .	13
∉	not element of a set . . . . .	15
Δ	maximum degree of a graph . . . . .	13
$\deg(f)$	degree of a face $f$ . . . . .	20
$\deg(v)$	degree (or valence) of a vertex $v$ . . . . .	13
$E$	set of edge(s) . . . . .	12
$E^*$	set of dual edge(s) . . . . .	23
$F$	set of face(s) . . . . .	20
$F^*$	set of dual face(s) . . . . .	23
$G - S$	subgraph containing the vertices of a graph $G$ not in a proper subset $S$ of vertices of $G$ , and the edges of $G$ not incident on each vertex in $S$ . . . . .	15
$K_{m,n}$	complete bipartite graph that has $m$ vertices in one of its bipartition subsets and $n$ vertices in the other . . . . .	14
$K_n$	complete graph on $n$ vertices . . . . .	13
$k(G)$	number of component of a graph $G$ . . . . .	18
$k_e(G)$	edge connectivity of a connected graph $G$ . . . . .	19
$k_v(G)$	vertex connectivity of a connected graph $G$ . . . . .	19
$N(v)$	neighborhood of a vertex $v$ . . . . .	13
$V$	set of vertex (vertices) . . . . .	12
$V^*$	set of dual vertex (vertices) . . . . .	23